





Czech Metrology Institute


**Synchronization of
HP3458A**













- So called “low jitter” PLL chip NB3N502 (15 ps rms)
- External clock autodetection
- Clock range $\pm 1\%$
- Full isolation from external clock
- Result:
 - Too high jitter, almost unstable




- Based on PLL HMC1031 + VCTCXO
- Bandwidth < 10 Hz
- Clock range ± 2 ppm
- Jitter approx. 1.5 ps rms
- External clock autodetection
- Free running clock error < 0.1 ppm
- Full isolation from external clock







PLL version v2






PLL version v2







PLL version v2 - testing



46000 samples, 6 V battery at 10 V range



PLL version v2 - testing




46000 samples, 6 V battery at 10 V range



PLL version v2 - testing


'pure' sine 40 Hz, 20 Vpp, 100 kSa/s, aperture = 1.4 μ s





PLL version v2 - testing


'pure' sine 1 kHz, 20 Vpp, 100 kSa/s, apperture = 1.4 μ s







PLL version v2 - testing

'pure' sine 10 kHz, 20 Vpp, 100 kSa/s, apperture = 1.4 μ s






PLL version v2 - testing



37000 samples, 6 V battery at 10 V range





PLL version v2 - testing



37000 samples, 6 V battery at 10 V range

- Working prototype of PLL module for 3458A
- To do:
 - Select VCTCXO with lower jitter
 - Slower PLL filter
 - Build another piece for second 3458A
 - Solve the triggering problem:





Da end

Thank you